Dual-ADC vertical synchronous sampling structure and error correction
DOI:
Author:
Affiliation:

Clc Number:

TH85

Fund Project:

  • Article
  • |
  • Figures
  • |
  • Metrics
  • |
  • Reference
  • |
  • Related
  • |
  • Cited by
  • |
  • Materials
  • |
  • Comments
    Abstract:

    The aerospace, mechanical, acoustic, and equipment manufacturing industries demand extremely high observation dynamic indicators for detection instruments, which even exceed the limits of existing commercially available high-resolution analog-to-digital converter devices. In this article, a dual-ADC vertical synchronous sampling mechanism is proposed to extend the total dynamic range through data stream splicing. A data correction method based on the Lagrange interpolation Farrow structure filter is introduced to address the quantization data delay error introduced by hardware differences between the acquisition ADC branches. Simulation and hardware experiments show that the proposed dual ADC vertical synchronous sampling architecture increases the dynamic range of the experimental object by 13. 318 dB. Meanwhile, the proposed error correction method can effectively reduce the delay error between vertical synchronous sampling channels. Therefore, the dual ADC dynamic range expansion has the practical value.

    Reference
    Related
    Cited by
Get Citation
Share
Article Metrics
  • Abstract:
  • PDF:
  • HTML:
  • Cited by:
History
  • Received:
  • Revised:
  • Adopted:
  • Online: February 27,2024
  • Published: